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The efiects of the space environment on solar cells has, to date, been largely modeled
and approximated in the design of solar arrays. Restrictions such as weight and cost
have precluded direct analysis of the long term efiects of radiation in space. At the
Naval Postgraduate School (XPS), a simple circuit has been devised which facilitates in
situ data collection and analysis of these effects. The circuit includes an op-amp and a
high beta transistor for cell voltage biasing. When coupled to a microprocessor-based
controller system, this circuit has the capability to measure and store data pertaining to
solar cell performance I-V curves. The complete system consists of an NSC 800 micro-
processor. D A and AD components, analog multiplexers and demultiplexers, biasing
transistors and op-amps. This design provides a compact, low power, accurate method
for I-V measurement and data storage. Such a system may be used to observe and
monitor an array of test cells and their performance/degradation in both the space en-





The reader is cautioned that computer programs developed in this research may not
have been exercised for all cases of interest. While every effort has been made, within
the time available, to ensure that the programs are free of computational and logic er-
rors, they cannot be considered validated. Any application of these programs without
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A. THE UBIQUITOUS SOLAR CELL
The photovoltaic effect, upon which solar cells depend for their operation, was first
reported by Becquerel, in 1S39. He observed a light-dependent voltage between two
electrodes immersed in an electrolyte. The effect was observed in the solid, selenium, in
1876. Photocells made of selenium and cuprous oxide were soon developed [Ref. 1: p. 2].
Bell Telephone Laboratories began theoretical research on the photovoltaic effect in the
1930s. During the 1940s experiments with silicon accelerated development of electrical
devices utilizing semiconductors. In 1954 the first practical solar cell was produced. The
major stumbling block in development of this cell was the production of pure silicon
crystal material. Breakthroughs by Czochralski in pure crystal growing and by Fuller
and Ditzenberger in high-temperature vapor diffusion to form p-n junctions brought
forth the necessary technology for successful semiconductor devices [Ref. 2: p. 1.2-1].
The first cells were approximately 3 cm diameter circular wafers, resulting from the
maximum diameter crystal that could be grown with existing technology. Conversion
efficiency was on the order of six to ten percent.
While the solar cell was first considered only for terrestrial applications, the advan-
tages of light weight, small size, and planar design destined this device to play a major
role in the operation of spacecraft, and indeed, this application was by far the major use
of the solar cell for over ten years.
Vanguard I, launched on March 17, 1958, became the first solar powered earth sat-
ellite. The array consisted of six solar panels distributed around the satellite body, each
made of 18 p-n 2.0 x 0.5 cm cells. The system provided less than one watt of power, and
operated for over six years in orbit [Ref. 2: p. 1.1-1). Since this austere beginning, solar
cell arrays have been a major source of power for a multitude of spacecraft and provided
them with from less than a watt to tens of kilowatts of operating power. As the power
requirements and complexity of spacecraft have increased, the development of solar cell
technology has kept pace. New materials, dopants, surface preparations, and hardware
have been developed. Understanding of the hazards of radiation from such sources as
the sun, Van Allen Belts, and deep space has prompted the introduction of new adhe-
sives, substrates, and coverglass materials.
Throughout the 1960's emphasis was placed on increasing radiation resistance and
decreasing array weight and cost. For almost ten years little progress was made in the
development of more efficient solar cells [Ref. 2: p.l.2-lj. In the early 1970s new com-
pounds such as Gallium-Arsenide (GaAs), an optimized contact gridline system, front
surface texturing, and new anti-reflective coatings, such as tantalum pentoxide (Ta2Os ),
introduced new "high efficiency" cells with conversion efficiencies of up to sixteen per-
cent [Ref. 2: p. 1.2-2]. These developments, coupled with the search for new and better
energy sources, reawakened the interest in terrestrial applications for the solar cell [Ref.
1: p. 2]. A major concern in the development of these new cells and associated hardware
has been the testing and analysis of these devices' performance after prolonged exposure
to the space environment, and. to a lesser extent, the earth environment.
B. SOLAR CELL POWER
Solar cells are essentially large p-n diodes, and, as such, possess performance char-
acteristics that are most readily expressed in three parameters. These three parameters
are short-circuit current (I
sc ), open-circuit voltage (Voc), and fill factor (FF). In the ideal
case, I
sc
would equal I L , the light-generated current. Voc may be defined by:
voc = -^ in(^ + A (i.i)
where k = Boltzmann's Constant, q = the charge of an electron, T = absolute temper-
ature, and I represents the saturation current [Ref. 1: p. 79]. The dependence of Voc on
I makes this voltage parameter also dependent upon the properties of the semiconduc-
tor from which the cell is manufactured. I may vary with time for a given material; the
result of exposure to radiation, age, heat, etc.. Likewise, I L may van" with light intensity.
Fluctuation of these parameters produces varying voltage values which lie along a
characteristic I-V curve. As current through the diode, or cell, decreases from I
sc ,
voltage
begins to increase, rapidly, at first, until I L approaches I . As this occurs, voltage across
the p-n junction rapidly stabilizes at Voc , as may be seen in Figure 1 on page 3. This
effect produces the characteristic knee on an I-V curve. The operating point which
maximizes the output power of the cell (vmp , I mp ) is found on this knee.
FF, a measure of how "square" the output characteristics of the diode, or cell are,
is defined bv
Illuminated






[Ref. 1: p. 80]. Optimally, FF is a function of only V^ since I JC is fixed for a given device.
The energy conversion efficiency of a solar cell. then, is
n
=
V I* mr. mp.
Pin Pin
(1.3)
where P in is the total incident light power on the cell [Ref. 1: p.Sl]. Maximum r; occurs
at the maximum power point (Pmp ). Common commercial cell efficiencies are in the
range of 12 to 16 percent.
C. SOLAR CELL CALIBRATIOiN
The calibration of solar cells to produce "standard" cells is necessary for two rea-
sons. First, to determine the absolute value of the solar constant over the spectral re-
sponse region of solar cells, and second, to accurately establish the light intensity of solar
simulators. Initial solar cell measurements were made outside, on a sunny day, with
volt-ohmmeters. pencil, and paper. These "fair weather" tests were soon found inade-
quate for the accuracy desired in analysis and deficient in their consideration of the ef-
fects of the atmosphere on solar radiation.
Solar cells and array assemblies designed for spacecraft were tested under laboratory
conditions, illuminated by incandescent tungsten lamps. However, it was found that the
color temperature of these lamps, 2700-3400K, were much cooler than the sun. about
6000K, at air-mass-zero (AMO). Further, the spectral composition of the sun was
markedly different from that of the tungsten lamps, which contained large infrared
components. It was thought that water filters would aid in alleviating some of these
spectral problems, but these created even more problems and were abandoned. The
stability and reliability of tungsten lamps outweighed the spectral shortcomings of the
device through the 1960s. Calibration of these lamps required closely controlled fila-
ment voltage to control color temperature, and intensity adjustment by comparison with
specially calibrated solar cells. These cells were measured in natural sunlight with a
pyrheliometer, a thermopile designed specifically for measuring solar flux. Lamps cali-
brated with this scheme produced cells which were tested under "Standard Tungsten Test
Conditions" (unfiltered tungsten light of 2800K+50K, equivalent to 100 mW/cm2 solar
radiation at 28°C cell temperature). [Ref. 2: p. 11.2-1]
Standard Tungsten Test Conditions were based upon the effect of natural sunlight
on solar cells under normal, but arbitrary outdoor conditions. "Standard" solar cells
were measured under light at any intensity, and the results extrapolated to 100 mW/
cm2 . Natural sunlight intensity was measured with standard meteorological equipment,
which suffered from some accuracy limitations. Cells were measured in collimated sun-
light, to eliminate the effects of sky background, or corrected by application of a cor-
rection factor based upon the ratio of short circuit currents of a cell measured in
uncollimated light to those measured in collimated light. Such calibrated cells were used
as "standard" calibration devices for laboratory tungsten illuminators. [Ref. 2: p. 11.2-1]
A number of problems and inaccuracies were readily apparent under this system.
Natural sunlight conditions at test sites varied in both intensity and spectral content so
correlation from one day to the next was poor. The correlation between test sites was
worse. Standard cell calibration was then performed at the Smithsonian Institute Solar
Observatory, near Los Angeles, California, where data on sunlight conditions and
spectra had been collected for twenty-five years. The altitude of the site is 7516 ft, ad-
jacent to the Mohave Desert and characterized by relatively clear skies and low humid-
ities. After the improvement of outdoor illumination condition standards, the problems
of color temperature and tungsten sources were addressed through the use of color
temperature meters which were used for monitoring light and color temperature adjust-
ments in tungsten lamp voltages. [Ref. 2: p. 11.2-1]
It was believed that this calibration methodology, more reproducible and accurate
than previous schemes, was sufficient to achieve adequate extrapolation of results to
AMD conditions. However, in 1961 it was discovered that efforts to improve solar cell
efficiencies had significantly shifted spectral response toward the red. Cells and panels
measured under sources calibrated against standard cells were resulting in errors of 15
to 20 percent due to the different spectral responses between standards and new cells.
Government and industry began a test method standardization program which soon
solved some problem areas and defined others. New standard cells were developed and
the AIEE established a committee which prepared specifications for measurement of
solar cells using simulated solar radiation conditions. [Ref. 2: p. 11.2-2]
Attempts were made to achieve the greatest possible accuracy in solar simulation
and standards throughout the 1960's. High-altitude balloon flights seemed to have the
highest accuracy and became the definitive light intensity standard. The development
of solar simulators also progressed rapidly. However, the unavailability of space-
calibrated cells to verify simulator performance degraded confidence in the accuracy of
these machines. The most widely used solar simulators for cell and array testing since
the late 1960's have been the X-25 series solar simulators developed by the Spectrolab
Division of Textron Electronics. Inc.. These simulators, and those developed since, use
high-power, high-pressure Xenon arc lamps. Smaller, continuously operating lamps
uniformly illuminate an area up to nearly 0.07 m3
,
illuminating single cells, while Large
Area Pulsed Solar Simulators (LAPSS). are used to test arrays up to 5 m-\ permitting a
few milliseconds of illumination by radiation closely matched to A.V10 conditions. [Ref.
2: p.11.2-1]
D. HIGH-ALTITUDE BALLOON CALIBRATION
Solar cells do not utilize all the energy available in the conversion of light energy to
electricity. Various elements of the solar spectrum are absorbed and reflected by the
specialized materials from which solar cells are made. Great effort has been expended
to produce solar simulators which simulate the intensity of the sun as well as its spec-
trum. Errors in either could result in an overweight array design for a given application,
or a system which would prematurely degrade and become power deficient.
The Jet Propulsion Laboratory (JPL) has been producing calibrated reference solar
cells through its solar cell calibration program for over twenty-four years. This program
produces reference standard cells, with known I-V characteristics, for the purpose of
calibrating earth solar simulator intensities. Solar cells are flown on high-altitude bal-
loons to altitudes of approximately 120,000 ft (36,576 m), where I-V parameters, tem-
perature, and other data is collected. Flights at this altitude are estimated to be within
0.46 percent of AMO, determined by comparison of the ratio of atmospheric pressure
at altitude to that at sea level computed with the Air Research and Develpment Com-
mand (ARDC) model of the atmosphere. Helium-filled balloons are flown so as to reach
and remain at altitude from two hours before solar noon until two hours after solar
noon. The standard solar cell assemblies are mounted on a tracking system which
maintains orientation with the sun. Data is transmitted to a ground station during the
flight. Upon completion of the mission, a valve is remotely opened and the balloon be-
gins a controlled descent. The test array and equipment are recovered after landing.
This method of data collection benefits from the elimination of uncertainties and inac-
curacies in measurements, and minimization of corrections which must be made to data
taken at lower altitudes. Only two corrections are required with the high-altitude bal-
loon method of cell calibration, one for cell temperature and one for earth-sun distance.
Both of these factors are precisely known. Once the reference cell is placed in a simu-
lator, intensity adjustments must be made to match the simulator intensity to that ex-
perienced by the cell at altitude. Some cells have been reflown on subsequent flights for
correlation of previous data. Repeatability of within ±1 percent was achieved, verifying
the accuracy and validity of previous reference data. [Ref. 2: p. 11.3-1]
Until 1985 there had been some question as to the validity of balloon-calibrated
solar cells. There was still a question as to the effect atmosphere above the balloon had
on the solar radiation spectrum. If this effect was significant, this method of solar cell
calibration would not produce the desired accuracy in earth solar simulators. In the
summer of 1985, cells flown on a balloon were flown and tested on a space shuttle flight.
Comparison of the independent data from the two methods correlated to within one
percent [Ref. 3: p. 542]. Thus, the high-altitude balloon method has proven to be an ac-
curate method for solar cell calibration. However, as new cells with new spectral char-
acteristics are developed, new standards are required.
E. RADIATION
There are a variety of variables that affect the performance of solar cells in the space
environment. Temperature, time, material composition and hardening mechanisms must
all be considered in the deployment of a solar array. However, the single greatest effect
on an array in space is radiation, which causes performance degradation during the life
of a satellite. Damaging radiation is composed of energetic or fast massive particles.
Such particles, electrons, protons, and neutrons, inhabit the space environment, in
varying densities, and at various times. Some radiation is a secondary effect of other
phenomena, such as Compton electrons, produced by gamma rays. The Van Allen Belts,
the Sun. and deep space are all sources of radiation. The mass, energy, and charge of
these particles, or associated particles, may interact with or damage solar cells in a
number of ways. The radiation phenomena of interest here are ionization and atomic
displacement. [Ref. 4: p. 3-2]
Ionization occurs when orbital electrons are removed from an atom or molecule.
Radiation mav affect solar cell materials bv several ionization-related effects. The
darkening of solar cell coverglasses is an example of one of these effects. Ionizing radi-
ation excites orbital electrons which, upon entering the conduction band, become
trapped by impurity atoms, creating defect complexes within the material [Ref. 4: p. 3-2].
A large fraction of energy is lost when fast electrons or protons collide with ab-
sorbing solar cell atoms. Silicon atoms are displaced from their lattice structure posi-
tions by these fast particles, causing permanent degrading damage. The displaced atoms
underso other reactions and ultimately form stable defects which sisnificantlv modifv
equilibrium carrier concentrations and minority carrier lifetimes. [Ref. 4: p. 3-3]
It is possible to characterize solar cell damaee in terms of chanees in minority dif-
fusion length. This method has been widely used, but there are practical and fundamen-
tal limitations to this approach. Low energy protons, while causing considerable
displacement damage within the junction region of a solar cell, increasing I and de-
creasing V
oc , do not change the cell diffusion length [Ref. 4: p.3-18]. In addition, accu-
rate measurement of cell output parameters is much less difficult than measurement of
diffusion length, particularly after proton irradiation. Empirical analysis has shown that
I
sc
changes with a linear function of the logarithm of the fluence [Ref. 4: p.3-18]. The
variation of solar cell V
oc
after irradiation has also been empirically related to a loga-






The wide range of electron and proton energies present in space have necessitated
a method of describing the effects of various types of radiation environment which can
be reproduced in the laboratory. Damage equivalent radiation fluence was developed
to allow description of the degradation of unshielded silicon solar cells which had expe-
rienced 1 MeV electron irradiation under laboratory conditions, and reduce the effects
of the space radiation environment on a shielded silicon solar cell to a damage equivalent
fluence of 1 MeV electrons in the laboratory [Ref. 4: p. 3-24].
Much data has been collected concerning the effects of 1 MeV electron irradiation
on solar cells. Particle acceleration, x and gamma radiation, etc. have been utilized and
carefully measured to define relative damage effectiveness on solar cells in an effort to
simulate with 1 MeV electron radiation, the state of damage that would be experienced
in the space environment by an equivalent fluence. This concept has also been extended
to the effects of proton irradiation, a more complex problem [Ref. 4: p.3-29]. The de-
gradation of solar cells irradiated with protons is more complex because of the nonuni-
form nature of the damage, particularly by those with energy below 3 MeV. Proton
damage is more severe than that of electrons, but can be normalized to the damage
produced by electrons. With this information, simulation of the space environment has
been almost the sole method through which solar cell parameter degradation is meas-
ured.
F. IN SITU TESTING
Despite successes in simulating the space environment and the modeling of space
radiation, the desradins mechanisms which affect spacecraft are still not fullv under-
stood. For example, recent research at the Naval Research Laboratory (NRL) indicates
that radiation dose rates can have as great or greater impact than overall radiation doses
on particular solar cell degradation processes [Ref. 5],
Rarely has the long term process and effects of space radiation been observed.
Simulations on Earth are relatively short, and the results analyzed after the fact. The
Navigation Technology Satellites 1 and 2 (NTS-1,2), were launched in support of the
NAVSTAR Global Positioning System (GPS) in 1977. The GPS program was con-
cerned with the development of high-efficiency solar cells sufficiently radiation resistant
to deliver adequate power throughout the mission lifetime of the GPS satellites. Exper-
imental solar cell arrays were on board NTS-1 and NTS-2. These arrays were composed
of Si and state-of-the-art GaAs solar cells which were to be evaluated for performance
and radiation resistance in the space environment. Information collected during the
mission was compared to pre-launch data. It was acknowledged in this experiment that
in situ observation was more valuable than simulation tests [Ref. 6: p. 1234]. I-V meas-
urements were taken on entire arrays and telemetered to a ground station. Individual
cell performance was not observed. This is an important point since the current output
of a string of cells is limited to that of the weakest cell in the string. Thus, a defective
or damaged cell will cause inaccurate conclusions based on resulting data.
The Livinc Plume Shield II (LIPS-II). launched bv the NRL in February. 19S3,
carried three double-sided solar panels of Si and GaAs cells. This was a cooperative
program by the U.S. Navy and Air Force to build, test, and qualify a GaAs solar panel
in space. The GaAs solar cells flown were mounted in three parallel strings of 100 cells.
Each string was 25 cells in series by 4 cells in parallel [Ref. 7: p.l 108]. Figure 2 outlines
the satellite structure and the GaAs arrav.
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Figure 2. LIPS-II satellite and GaAs solar cell panel. Ref. 7: p.l 1 1
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During the first 30 days of operation of the satellite, a 7.3 percent power loss was expe-
rienced. These first 30 days of operation were also unmonitored due to satellite orien-
tation problems. While the loss has never been explained, it is believed that the
mechanical failure of a solar cell or contact was the cause [Ref. 7: p.l 109]. Had indi-
vidual cells, as well as an array, been tested, the question of this power loss might have
been resolved. Further, an autonomous data collection and storage svstem micht also
have provided insight into that power loss.
Study of the effects of solar cell annealing as a method of power recovery in de-
graded solar cells is an ongoing effort. However, complete analysis of such effects re-
quires exhaustive study due to the wide variations possible in temperature and annealing
rates, cell power recovery, recovery rates, and the effects these have on the various ma-
terials used in solar cell technology. Space environment tests would aid in the under-
standing and exploitation of this effect.
The Combined Release and Radiation Effects Satellite (CRRES) Program is de-
signed to complete a variety of experiments, among which are the measurement of radi-
ation dose degradation effects in the space environment, and the update of static Earth
radiation belt models [Ref. 8: p.l]. A GaAs solar cell panel experiment on board
CRRES will measure the performance characteristics of differently configured solar cell
strings and simultaneously measure radiation species (protons, electrons, ions), their flux
levels, and energy distributions. Annealing processes and optimum configuration for
solar cell panels operating in a high radiation environment will be studied [Ref. 8: p. 43].
This work will update existing static radiation belt models based on data collected in the
mid 1960s which lacked information on ion species, and pitch angles. This new infor-
mation will also provide the basis for the first dynamic radiation belt models [Ref. S:
p. 6]. Information collected will be used to optimize solar cell panel design criteria in
consonance with space radiation measurements [Ref. 8 : p. 45]. This emphasis on in situ
testing and data collection is an indicator of the importance of this kind of information
to satellite designers and users.
Another application of in situ solar cell and array data is in the monitoring of Pmp .
This is the designed operating point of a solar array. During the life of a spaceborne
array Pmp will shift, robbing the satellite of the maximum possible power available from
its solar array. Monitoring solar cell performance would provide the opportunity for
operational adjustment of the power system on a spacecraft, and more efficiently utilize
the remaining power production capabilities of the system.
G. THE MICROPROCESSOR-BASED TEST SYSTEM
Previously, the testing, data collection, data storage, and telemetry of data from a
spacecraft to a ground station posed numerous problems. The weight and complexity
of required testing devices was limiting. Data storage and handling equipment was
bulky. Today, with modern digital techniques and microprocessor controlled devices,
these problems have been resolved. Indeed, the capability to collect more and more
complex information in space and transfer it to Earth has grown by orders of magnitude.
New technologies have miniaturized components to very small weight, volume, and
power parameters. The testing and monitoring of solar cells and arrays in space is now
a viable option, as has been demonstrated by programs such as those listed above.
Based on a simple electronic circuit, one microprocessor-based solar cell array test sys-
tem, for use in the space environment, is presented below.
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II. A NOVEL SOLAR CELL TEST DEVICE
A. APPLICATION
Dr. Sherif Michael and Robert Callaway developed a simple circuit for the meas-
urement of a solar cell I-V curve at the Naval Postgraduate School in Monterey,
California, in 19S6. This photovoltaic test circuit was designed to facilitate the auton-
omous testing of individual solar cells, although configuration for strings of cells is also
possible. Information accumulated from a number of cells would provide statistically
relevant data for accurate assessment of the behavior of an entire array. While this ap-
proach precludes use of the cells for power supply, there are benefits to this method.
The failure or degredation of a single cell, which can invalidate the data from a string
of cells, can be observed and resulting data discarded if inconsistent with the rest of a
test array. Such information might have provided some insight into the degradation
observed during the first month in orbit of the LIPS-II satellite [Ref. 7: p. 1108].
The autonomous operation of this circuit with a controlling system and memory
device would provide real-time data acquisition, as on the LIPS experiments [Ref. 9:
p.6SS]. However, if real-time collection is not possible, or undesirable, data storage in
bubble memory or other nonvolatile memory devices is possible. The lack of a data re-
cording system created problems in data handling and collection during and after the
Solar Cell Calibration Experiment (SCCE) carried out on the space shuttle in 1983-4
[Ref. 10: p. 301]. Data storage also allows collection of data for extended periods of time,
such as on the proposed CRRES solar cell experiments [Ref. 8: p. 10].
Data for entire I-V curves can be collected, opposed to a few points, as on the LIPS
tests, where only seven data points were collected per curve [Ref. 7: p. 1108]. Since the
Pmp point shifts during the life of an array, monitoring this parameter is important. A
few points of data will not provide accurate enough information for analysis of such
deviations. Parameters such as temperature, sun angle, time of day, etc., can also be
stored with cell I-V data, simplifying retrieval and correlation of environmental infor-
mation.
B. TEST CIRCUIT REQUIREMENTS
There were a number of requirements in the development of a low power, light-
weight, inexpensive, and accurate solar cell parameter measurement scheme capable of
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operating in the space environment. Below are specifications developed for the auton-
omous test circuit [Ref 11: p.68].
1. Minimize series resistance through current sinks.
2. Ability to record data accurately.
3. Capability to sweep current through entire I-V curve, (Voc to zero voltage at l sc).
4. Capability to measure a series of multiplexed cells and sensors accurately.
5. Internal resistance of multiplexer CMOS switches should not affect measured data.
6. Circuit must be simple and small .
7. Low power and low thermal output.
8. Buffer input and output signals to insure accuracy.
C. DESIGN
The actual solar cell biasing circuit is composed of a high gain (h^) bipolar junction
transistor (BJT), (eg. 2X3405, with h fe >400), placed in a common emitter configuration
[Ref 1 1: p. 70]. The test solar cell is placed between a 5 volt power source. Vps , and the
collector of the transistor. This voltage level was chosen to preclude the possibility of
saturating the transistor in the circuit. A lower voltage would not ensure this. A resistor
is placed between emitter and ground. An operational amplifier, in a unity gain config-
uration, utilizes its high input impedence to buffer and prevent undesirable current-
produced effects in resulting test circuit data. Figure 3 on page 13 depicts this circuit














Figure 3. Novel solar cell biasing circuit.
The test cell provides a load to the transistor. While very little or no current. (I b ),
is allowed to flow into the base of transistor, collector current, (I t), approximates emitter
current, (I
e ). In this situation, with the cell illuminated and no voltage applied to the
base of the transistor, the voltage across the solar cell is V
oc
. The difference between
Vps and collector voltage Vc> is the solar cell circuit voltage:
V - V = V
* c ps * s
Emitter voltage, V
e ,
divided by the emitter resistance, R,
,











Since there is no appreciable current drain. I
e
and. thus. I, are approximately zero. This
provides one endpoint of the cell's I-V curve. As a voltage is applied to the transistor
base, further forward biasing the device, V
e
decreases, and current drain increases, until
the voltage across the solar cell drops to zero and I
sc
is reached. By stepping input





. [Ref. 1 1: p. 68]
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A multiplexed system was tested with a set of these circuits attached to a counter
circuit, which simulated microprocessor control, and a digital-to-analog device. The
capability to produce a large number of data points through the DA converter resulted




Rather than design a controller system from scratch, a search was performed to
identify and acquire an operative controller that fulfilled the needs envisioned in the de-
ployment of the solar cell measuring system. The system needed to be capable of oper-
ation in the space environment. Low power consumption, simplicity, small size, and
compatibility with the measurement circuits were also necessary. Assembly language
programming was initially assumed, due to available supporting hardware at NTS, but
this requirement was relaxed to allow for a higher level language with the addition of
new compilers to NTS.
The controller designed for operation of the NTS Autonomous Space Shuttle Pay-
load Bay Launch Vibro-acoustics Experiment was ultimately chosen for the solar cell
measurement system. The vibro-acoustics experiment, an ongoing project, was designed
for flight in the payload bay of a space shuttle to measure the vibration and acoustic
effects experienced by the space shuttle during the stresses of a launch. The experiment
requires a NASA-approved autonomous control system to detect shuttle launch, execute
a power-up sequence, and operate the experiment. The controller also monitors the
progress of the experiment and contains diagnostics within its software. By necessity,
characteristics desirable for the solar cell measurement system were inherent in this de-
vice. The controller was well developed and documented, both in hardware and in soft-
ware. The microprocessor system was compatible with typical assembly languages for
which support at NTS was readily available. The addition of a C language compiler
and subsequent programming of the controller in 'C was a further incentive in the se-
lection decision. The controller hardware had been developed for low power consump-
tion, as well as minimal size. The entire controller, including memory, was placed on a
9 x 5.5 inch board and required a single 10 volt power supply. An external RS-232 cable
provided terminal access for diagnostics. I/O ports end at 44-pin connectors for easy
attachment of external devices. The vibro-acoustics experiment also developed the use
of bubble memory as a means of nonvolatile data storage. This capability was not
chosen for use with the solar cell measurement project due to cost and the continued
development of this capability within the vibro-acoustics project. However, bubble
memory presents a viable option for future inclusion as a data storage device with the
15




The heart of the controller is the National Semiconductor NSC800 micro-
processor. This device provides the advantages of CMOS construction, a small heating
coefficient, and low power consumption. The processor has the ability to multiplex the
address data bus. An 8-bit machine, the NSC800 can be operated in a 16-bit address
format by multiplexing lower address lines (A0-A7), latching them externally, and com-
bining them with the upper non-multiplexed address bus (A8-A15), which creates an ef-
fective address space of 64K [Ref. 12: p. 8]. This family of devices has a number of
compatible peripheral devices and is capable of addressing multiple input 'output (I/O)
devices. The microprocessor supports the Z-80 assembly language instruction set. [Ref.
13: p. 17]
2. NSC810A RAM-I/O-Timer
The National Semiconductor NSC810A is a random access memory (RAM),
timer, and I/O peripheral device. This is another CMOS machine, which incorporates
1024 bits of built-in static RAM in an 8-bit format. The I/O section has 22 program-
mable bits arranged into three programmable ports. Port A, composed of 8 bits, is ca-
pable of basic 1,0 operation, or one of three strobed modes. Port B is operable only in
a basic I/O mode. Port C can be used for basic I/O or as a handshake in conjunction
with port A operation as a programmable timer [Refs. 13: p. 26, 14: p.l]. Through indi-
vidual port bit manipulation, external devices may be operated. Designed for operation
with the NSC800, two of these devices are utilized in the controller system.
3. IM6402 Universal Asynchronous Receiver Transmitter (UART)
The UART provides the controller the ability to interface with a terminal,
which, in turn, allows troubleshooting and diagnostic operation of the system. The
UART must also transmit parallel data from the controller data bus to external serial
data lines. The INTERSIL IM6402 generates the clocking for transmitter and receiver
operation for such asynchronous interfacing. This UART is another low power CMOS
device. [Ref. 13: p.43]
4. MM 58 1 67 Real Time Clock
The vibro-acoustics experiment required initiation of experiments at a particular
time. Power-up and power-down were also part of a power conservation requirement
16
within the completely autonomous experiment. The ability to operate in this fashion is
also compatible with the operation of the solar cell measurement system which need
consume power only when collecting data, excepting memory devices. The clock fea-
tures a four year calendar with month to thousandths of a second selection. The chip
includes a programmable alarm circuit for power-up and power-down commands. The




Driver memory for the controller is composed of standard CMOS L'V
erasable PROMs. The 2764 series EPROM is a low power, high performance device
with good noise immunity. This memory chip has a standard pin configuration and a
variety of versions for specialized applications, including wide operating temperature
ranges [Ref. 16: p.l]. The controller board has space allocated for up to eight memory
chips. The current solar experiment configuration utilizes five of these spaces for
EPROM s, which provide the operating code for the controller. EPROM s provide an
inexpensive method for rapid software development and experimental investigation into
the limits of controller operation.
b. Bubble Memory
A nonvolatile memory was required for data storage on the vibro-acoustics
experiment. A similar memory system is also necessary for solar cell measurement data
storage. Bubble memory provides a relatively low power, megabit capacity which is
nonvolatile, even when power is removed, purposely or in the event of a failure [Ref.
13: p. 31]. These features make this format ideal for large quantities of data and long
term storage, as might be experienced during a space mission. Bubble memory charac-
teristics also facilitate the retrieval of data for transmission at extended intervals.
However, incorporation of bubble memory, under development for the vibro-acoustics
project, was eliminated at the current time to preclude any delays in the solar cell project
which might occur from this ongoing development. The expense of bubble memory, in
conjunction with currently available research funds, also precluded inclusion as a storage
device in this project.
c. RAM
A simple alternative to bubble memory is a battery powered static RAM
system, which may remain powered at all times. This approach would provide for an
17
inexpensive nonvolatile memory with small weight and power penalties. The current
controller is not configured for a separate memory power circuit. It was decided to leave
this relatively simple modification for later addition and concentrate on the data col-
lection, storage, and retrieval system for the solar cell project. Thus, static RAM,
standard 8K word, 8-bit chips were chosen for data storage. The 6264 machine is an
industry standard with high-speed and low power characteristics [Ref. 17: p.l]. The
static RAM requires no refresh and dissipates less power than dynamic RAM.
18
IV. SOLAR CELL ARRAY TEST CIRCUIT
A. OVERVIEW
The solar cell array test circuit was designed to provide a bias on test array solar
cells and collect the resulting information relating to individual cell voltage output and
current. This required conversion of digital signals to an analog form to facilitate bias-
ing the transistors used in the novel cell test circuits. The two signals tapped from each
solar cell were then reconverted to digital form and passed to the controller micro-
processor for manipulation and storage.
B. COMPONENTS
1. DAC0800 8-bit Digital-to-Analog Converter
The DAC0800 is a standard, S-bit CMOS digital-to-analog converter, which
provides low power consumption and a 100 ns output current settling time. It requires
little direction or external control and operates under a wide power supply range. A
wide range of applications and compatability with standard CMOS and TTL devices also
made it appealing. [Ref. 18: p.l]
2. HI-506A Analog Multiplexer
The HI-506A is a rugged analog multiplexer with the capability to automatically
multiplex or demultiplex analog signals. That is, it is manufactured with the necessary
internal switches so as to be insensitive to signal flow direction. For this application the
demultiplexing capability was required. This component was also designed for space use
and has a high electrostatic discharge (ESD) resistance. [Ref. 19: p.l]
3. ADC0809 A/D Converter and Multiplexer
The ADC0809 device incorporates an 8 channel analog multiplexer, aiding in
the minimization of individual hardware devices, and allowing direct access to analog
signals. The analog-to-digital converter is an 8-bit machine using successive approxi-
mation for conversion. The converter requires no external scale adjustments. Latched
address inputs and outputs also maximize ease of interface with microprocessors. It is
advertised to have no missing codes and a total unadjusted error of ± 1/2LSB, important
considerations in the accuracy of the final output values. A CMOS device, it also pro-
vides high speed, accuracy, minimal temperature dependence, and low power consump-
tion. [Ref. 20: p.l]
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C. DIGITAL-TO-ANALOG CONVERSION AND DEMULTIPLEXING
The 8-bit digital bias signal generated in the controller was directed to the
DAC0800. (Figure 4 on page 21 refers.) The input was converted to positive current
output and referenced to ground. The output current signal was converted through an
L.M741 op-amp to a positive low impedance voltage output. This output was then for-
warded to the HI506A Analog Mulitplexer. Individual solar cell address information
was wired into the multiplexer from NSC810-1. The received voltage signal was thus
routed to the correct cell on the array.
D. ANALOG TO DIGITAL CONVERSION AND MULTIPLEXING
The desired analog voltage signal was actually the difference between source voltage
and transistor collector voltage. An LM741, in an instrument amplifier configuration,
was placed across the biased solar cell to provide this difference voltage. The resulting
desired analog cell output voltage was then routed to an ADC0809. Here, address lines
from Port B of XSC810-1 facilitated demultiplexing. The signal was converted to a
digital signal and passed to Port A of XSC810-2, as may be seen in the solar cell array
test circuit schematic in Figure 4 on page 21.
Current information was tapped from the biasing transistor's emitter lead in analog
voltage form. It may be recalled that this voltage value, divided by the known emitter
resistance of 10 ohms, provides the desired current value. This computation is accom-
plished by software in the microprocessor after analog-to-digital conversion, prior to
retrieval of data from storage. In a manner similar to that of the voltage signal con-
vergence scheme, the current information signal was directed through a second
ADC0809 and the resulting digital data placed on Port B of NSC810-2.
E. INTERFACE
The two NSC810 I O devices were utilized for digital signal output, chip and data
control, and digital data input. Port A of NSC810-1 was used for bias signal output.
The stepped output signal provided a bias for the solar cell novel test circuit. The lower
three bits of Port B on NSCS10-1 carried solar cell address information. The fourth and
fifth bits provided a 'start convergence' pulse for analog-to-digital conversion on the
ADC0S09 chips. The output enable' signal to the ADC0809 devices were always as-
serted. Signals output by the NSC810 ports were internally latched, providing simplifi-
cation of timing and allowance for the settling time of signals before reading or
conversion.
20
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Figure 4. Solar cell array test circuit schematic.
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Two of the ports on the NSC810-2 were used for test circuit data retrieval. Port A
received voltage information, and Port B current information. Two bits of Port C were
utilized to record the end-of-convergence signal from the ADC0S09s. A clock signal




The controller software files below are described in a cursory manner. They were
originally designed for another project and modified for use in this application. A more
complete description and use of the files developed for the NTS vibro-acoustics project
is available in, Control of an Experiment to Measure Acoustic Noise in the Space Shuttle,
by Charles Cameron [Ref. 21].
The software developed for the microprocesser controller was written to provide for
autonomous operation of the system. This required a timer and alarm routine to power
up and power down the system. A substantial diagnostics routine and menu further
provided for ease in manipulation and testing of the controller. Some of these features
were incorporated in the portions of code utilized for the solar cell test system. The 'C
language was chosen largely for its readability, opposed to assembly languages. While
a "high level" language. C provides the ability to simply manipulate individual bits, as
well as operate on words and bytes. C is also very portable. Appendix B includes the
start-up and operating routines for the microprocessor controller. These files are, for the
most part, modified versions of those written by Cameron [Ref. 21: Chapter 4 and Ap-
pendix B].
Header files, designated by the ".h" in the file name, are used to define and declare
variables, constants, functions, routines, structures, etc. which will be utilized in the
overall program by various modules of code. The header files indicate where externally
defined code is located. This is necessary for program compilation.
The header file solareva.h defines parameters necessary for start-up and operation
of the controller. Bit definitions, I/O assignments, and clock routine definitions are
provided. Some of these have been renamed or modified for specific use in the solar cell
test routines, which utilize TO in a different manner than originally intended for the
vibro-acoustics routines. The files solar.h, initial. h, convert. h, global. h, inout.h, delay. h,
newio.h, and clock. h are all header files which declare functions, variables, etc., used
within the associated C file, which has the same name as the header file. Such header
files must be included with routines which utilize these "externally" defined parameters.
C files, those whose name are followed by ".c", are the actual start-up, operation,
and test routines compiled and executed by the microprocessor. With the exception of
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celltest.c, all the .c files are copies of, or modified versions of the files written by
Cameron for the vibro-acoustics project [Ref. 21: Appendix Bj.
Initial. c is the initialization code for the controller. The operations executed here
set I/O ports, initialize functions and sequences, and start the timer operation. The
initial.c file is executed by solar.c. The solar. c module provides monitor and keyboard
interface, displays the version of the routines used, and prints a menu for routine oper-
ation, testing, and diagnostics. The separate modules which actually accomplish these
actions are accessed by solar.c. The importance of header files becomes apparent here
as routines external to this file are required for its execution. Solar.c contains the
"main" portion of the program, the code from which all other routines are accessed, and
to which they ultimately return. The menu selections 'Execution' and 'Data Memory'
were added for experiment execution and data retrieval, respectively, in the menu section
of code.
The convert. c module provides ASCII to hexidecimal, decimal, or binary-coded
decimal (bed) conversions, as well as the reverse operations. This is necessary for human
readability at the monitor, and keyboard interface.
Inout.c provides the actual data output and execution of keyboard input commands.
While the functions in this file are all written in C, some functions were more efficiently
written in assembly language, and hence, newio.s includes the operations of input and
output of data to and from I/O ports. Note that the .s indicates an assembly language
module. The start. s file is the processor initialization code which is executed when the
system is reset or initially powered up.
The file global. c includes information necessary for the timer and alarm routines
defined in clock. c. The clock. c file provides for initialization of the clock and setting a
wakeup time via a menu driven routine. The clock operates on a four year cycle and
may be set from months to seconds of accuracy and waketime. Delay. s creates an "n"
millisecond time delay. This delay was used at various points during software and
hardware interface to check completion or execution of digital-to-analog and analog-
to-disital functions as well as verifv conversion time. A svmbol table has been included
which specifies variable definitions and declarations within compiled routines. The table
also provides memory address information, storage allocation, and total memory and
addressing necessary for programming PROMs.
Programming was done on an IBM-PC utilizing MS/DOS. Compilation was ac-
complished with the Uniware C Compiler, produced by the Software Development Sys-
24
terns Co., of Downers Grove, Illinois. Completed programs were linked, assembled, and
transferred to EPROMs on the same machine.
B. SOLAR CELL ARRAY ROUTINE
The solar cell array test routine, celltest.c, was designed to directly interface the test
circuit with the controller, input/output information, and manipulate that information
for storage and use. The entire program is included in Appendix C.
Celltest.c first defines the variables used in the routine which assign constants for
bit manipulation during execution of the program. ARRAYSZ defines the number of
solar cells in the array. STOP and START provide high and low assertion for operating
bits on the ADC0809s. Variable declarations are also made prior to entry into the exe-
cutable code.
Three structures, groupings of specific variables that may be handled together in a
particular format, are defined. The first, P0RT1_B, allows bit operation on an output
port to assign the solar cell address of interest and to provide the 'start convergence'
pulse necessary for analog-to-digital conversion by the hardware, all via the 'command'
operator. The second structure, C_PORT, provides access to two bits which must be
read when the ADC0S09s have completed the convergence cycle. The third structure is
called data_pt. This grouping assigns two variables which will hold information for a
single data point. Each pair of these points is assigned to a cell in the array,
experiment_data, which is defined to allow memory space for a maximum of 256 data
points for each of the eight cells included in the array. Figure 5 on page 26 follows the
flow of this routine.
Following these definitions and declarations, the executable portion of the routine
begins. It is labeled 'execute'. The routine begins with a loop for which each iteration
completes the testing of one solar cell. Following the 'for' statement which initiates this
loop are three statements which initialize a variable counter and two comparison vari-
ables. After these initializations are two statements which address a particular solar cell
via the PORTl_B structure through a 'command' statement, and execute the assignment
by output through port 1 of NSC810-1, the addressing and control output port.
A second 'for' statement is next executed, providing for the biasing voltage ladder
and associated control, manipulation, and storage of resulting data for each data point
created. There are 256 voltage levels, evenly distributed through a three volt reference
source, which provide the steps in this loop. These values are passed, one at a time,













Figure 5. 'Execute' routine flow diagram.
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circuit. Once the cell has been biased, the start convergence pulse, 'strtcn', is asserted
with START and STOP statements. A single pulse is used to start the convergence cycle
of both AD converters. When each ADC0809 has completed convergence of its as-
signed analosz signal to a digital signal, 'end of convergence' pulses are transmitted by
the analog-to-digital converters. These pulses are received and latched by two bits of
port C on NSC810-2. A 'while' construct waits until these corresponding bits have been
asserted before allowing execution to continue, thus assuring complete conversion before
storase of data.
The next 'if statement checks for a current value greater than zero and deletes un-
changed data values. This prevents unnecessary storage of data or storage while the
input voltage ladder overcomes the forward voltage of the biasing transistor, and during
which, no current flows. The voltage ladder provides voltage that will eventually satu-
rate the biasing transistor and cause a negative voltage measurement. It should be noted
that the analog-to-digital conversion recognizes only magnitude and not gender, pre-
venting a simple search for negative values. A succeeding nested pair of 'if statements
provides a smoothing effect on data by deleting data which is inconsistent with the curve
as a result of conversion or other error. The I-V curve of interest need not collect data
beyond the point where voltage has reached zero. At this point the difference between
the bias voltage and the solar cell output has become zero and short circuit current has
been achieved. Thus, the succeeding 'if statement ends the the input ladder by incre-
menting the counter to 255. The two digital data, voltdata and currentdata, are stored
in RAM at this point. The storage statements reflect the fact that not every step of the
biasing loop will result in storage q[ a data point; the row' parameter only increments
when data is stored into the array. Figure 6 on page 28 follows the flow of this routine.
The succeeding routine, 'retrieve', is executed by selection of the appropriate choice
on the controller menu. When called upon, this routine retrieves the stored data from
RAM by first identifying the appropriate cell number, entered via the input terminal.
This cell number corresponds to the column in the storage array which holds the stored
data. The retrieving loop is written to stop retrieval at the end of data in the loop.
Voltage and current data were stored in hexidecimal form to minimize storage allo-
cation requirements. Thus, for plotting and easy human interpretation, the data must
be converted to a decimal form. Data is converted to floating decimal upon retrieval and
appropriate scaling factors applied. A one volt reference was used in the analog-to-
digital conversion of the voltage values. This corresponds to 0.0039 volts per step
27
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Figure 6. 'Retrieve' routine fio« diagram.
through the 256 step ladder within the ADC0S09. the applied multiplication factor used
during the voltage conversion step. However, inherent conversion error requires an
offset factor which increased the multiplication factor to .0040 for silicon cells. A wider
range of current values was required because of the different outputs produced by Si and
GaAs solar cells. Thus, a larger reference voltage was required for the ADC0S09 used
in converting the voltages which indicated current levels. The three volt reference used
here corresponded to .0117 volts per each of the 256 steps. However, this value required
a further division by ten ohms, to complete the conversion from a voltage value to a
current value. In order to account for the conversion error of this ADC0S09. the factor
was changed to 0.01 16. The emitter resistors must also be accurately measured prior to
current calculations and accounted for as well. Finally, the two decimal form values are
output by the microprocessor. These values, with a third parameter unique to the plot-
ting routines used for data display, were transferred to floppy disk via the Procomm
interfacing program. Header and trailer inputs were included for convenience interfacing
an existing plotting routine in another program.
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VI. TEST AND RESULTS
A. TEST
Data output format was a manipulation of hexidecimal data into floating decimal.
This facilitated interface with a 'personal computer' in the laboratory and the transfer
of data to another storage medium for easy analysis. Conversion from hexidecimal to
floating point decimal need not be accomplished within the controller, but was in this
case for convenience. Data was retrieved from the solar cell test system via a commer-
cial interface program. Both available and versatile, 'Procomm', developed by
Datastorm Technologies. Inc., was chosen for this task. Retrieved data was transferred
to floppy disk files and printed out in graphic form via a plotting routine on the solar
laboratory computer. The plotting routine was part of the program designed for solar
cell data collection, storage, and analysis using the NPS Solar Simulator and associated
hardware developed by Don Gold [Ref. 22: Appendix D].
Ideally, the solar cell array test system was designed to allow data collection from
an entire array of cells. Practically, the system was limited by the solar simulator light
source used at NPS with this project. The illuminated area produced by the simulator
provides for, at most, a pair of 2 cm square cells under AMO conditions. Thus, data
collection was limited to single cells.c
B. RESULTS
Data collected with the microprocessor-based system for silicon solar cells was
plotted and compared to that produced by the direct measurement and storage system
in place in the NPS Solar Laboratory. Figure 7 on page 31 and Figure 8 on page 32
are of two different 2 cm x 2 cm silicon solar cells and show the similarities in the results
of the two methods of data collection. A sample table of silicon data is provided in
Appendix D.
The results for GaAs solar cell comparisons is somewhat different, apparent in Fig-
ure 9 on page 33. While a small adjustment of approximately 6(VV was added for offset
and resistor precision error, this adjustment proved inappropriate for GaAs cells. At this
point, the effects of several types of analog-to-digital conversion errors should be inves-
tigated more closely in conjunction with the conversion process. These effects include
[Ref. 23: p. 1 13.]:
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1. Offset error values which are within the range equivalent to the LSB but have
shifted the range upwards, effectively extending the error range.
2. Gain error caused by an input value that is a fractional value of the full scale range
(FSR). resulting in a corresponding fractional binary' output. The binary output
becomes detached from its analog input with greater fractional values of FSR.
Figure 10 on page 34 portrays a relationship between practical and ideal transfer
curves of binary representations for fractional FSR values.
3. Nonlinearity for the range of analog voltages applied when compared to the binary
codes produced. If this error is significant, differential linearity may cause a skip
of certain binary codes, known as "missing codes".
Tests executed with the delay of one or more milliseconds indicated that ample time was
allowed for complete convergence, and thus, should not be a factor in the errors ob-
served. Tests conducted without a delay on silicon cells produced no variations, com-
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The microprocessor-based solar array I-V measurement system was built using a
controller previously designed and tested at the Naval Postgraduate School in Monterey,
California. This controller's programming was modified, and its I O ports connected to
circuitry specifically designed for this project. Digital biasing signals were demultiplexed
through an addressing scheme and converted to analog voltages. These voltages were
then used to bias a novel solar cell biasing circuit, from which two voltage taps were read
on each cell. Successive taps, representing cell voltage and current data points, were
multiplexed, converted to digital values, and stored in controller memory; data repres-
enting a complete solar cell I-V curve for each cell in the test array. Another pro-
grammed routine enabled retrieval of this data, manipulated into decimal form for
handling and analysis.
The microprocessor-based solar array parameter measurement system is a viable
method for collection, storage, and retrieval of I-V information and other pertinent data.
The system is capable of accurately measuring a number of cells in an AMD environ-
ment. Data may be accessed from system memory, manipulated, and analyzed.
There are a number of improvements and possible avenues of study to pursue in the
further development of this project.
1. A more complete study of the accuracy of the systems output, including the possi-
bility of using a 16-bit microprocessor system.
2. A software or hardware approach for analysis and compensation for conversion
error effects.
3. Installation of the alarm clock system for timed power-up and power-down.
4. The inclusion of nonvolatile memory; batten' powered or bubble memory.
35
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APPENDIX B. CONTROLLER START-UP AND OPERATING CODE
. FILENAME SOLAREVA.H
/* May <, 1988 solareva.h */
8define TRIES 3 /* Number of times to try something before giving up. */
8define STRLEN 7 /* Number of characters to allow for integer
characters, including a null terminator. */
8define HSTRLEN 2 /* Number of characters to allow for hexadecimal
characters*/
8define HEXINTSTRLEN 4 /* Number of characters in a hexadecimal word. */
8define DUMPWIDTH 16 /* Number of bytes in a line of a memory dump. */
8define TERMON 0x08 /* Points to the terminal connection line in NSC810 81,
Port C, Pin 3. */





















End of Convergence signal




/* Points to the NSC810 81, Port C, R/W register. */
/* Points to the NSC810 81, Port C, Clear register. */
/* Points to the NSC810 81, Port C, Set register. */
/* Points to the NSC810 82, Port C, Clear register. */

















































/* See the documentation for a description of the */
/* use of these ports. */
8define PRTDATA OxcO
8define PRTCTRL OxeO
/* Port number for data from RS-232C interface. */





/* Bit zero of the PRTCTRL byte is a one if the printer
is ready to accept data and zero otherwise. */
/* Bit one of the PRTCTRL byte is a one if there is






/* D/A Output address (port A on NSC810-1) */
/* D/A Control Port (port B on NSC810-1) */
/* A/D Voltage input */
/* A/D Current input */









/* Used as a parameter to showbubbuffl ). */
/* Used as a parameter to showbubbuffl ). */









/* The ports for reading the date and time. */


















/* This structure contains binary coded */
/* decimal data as defined for the National */
/* Semiconductor MM58167A Microprocessor */
/* Real Time Clock. */
/* This structure contains the same */
/* information as the datetime structure> but*/
/* in integer format. clockint( ) takes care */




/* April 19, 1988 solar. h */
extern void version! void ) *
extern void memory_dump< void))
extern char menu(void))
C. FILENAME INITIAL.H
/* April 19, 1988 initial. h */




/* convert. h April 20, 1988 */
extern char atohtchar *ascii)j
extern unsigned int atohexintl char asciiM)}
extern int atoilchar *s )
>
extern char *bcd_asc( char bed )
$
extern int bcd_int(char bed
H
extern char *ctoh(char byte),
extern char int_bcd( int decimal )j
extern char *itoa( int n, char sH)>
extern char tolowerlchar c)>
extern char *uitoh( unsigned int word)*
E. FILENAME GLOBAL.H
/* April 19, 1988 global. h */
extern char prtconnected*
extern struct datetime clock*
extern struct idatetime waketime*
41
F. FILENAME INOUT.H
/* April 19, 1988 inout.h */
extern char checkprt! void) , gethex! void ) , termini void )
)
extern int getint! void ) ',
extern unsigned int gethexint! void ) i
extern void dump! unsigned int address, unsigned int length )j
extern void echolchar data), portdump! char *string)j
extern char termini void )
>
extern void testinput! void), testoutput! void)*
G. FILENAME DELAY.H
/*delay.h May 19, 1988 Header file for delay. s in ASMSOURCE directory */
extern void delay! int )j
H. FILENAME NEWIO.H
/* April 20, 1988 newio.h
header for newio.s, in ASMSOURCE Directory. */
extern char input! char port)j
extern void output! char port, char data)*
I. FILENAME CLOCK.H
/* This file contains external declarations in prototype format for
all the functions defined in "clock. c". */
extern void clockint! struct datetime *clock> struct idatetime *iclock)j
extern void clockread! struct datetime *your_clock ) \
extern char clockcompare! struct idatetime *clockl, struct idatetime *clock2
U
extern void clockset! struct datetime *clock)>
extern void clocksum! struct idatetime *result , struct idatetime *clockl>
struct idatetime *clock2)i
extern void dump_clock! struct datetime *clock)i
extern void rtc(void)*
extern void show_waketime( struct idatetime *waketime)>
extern void testtimeout! void )
j
extern char timeout! int delaytime, int measure I v
42
J. FILENAME INITIAL.C
/* May 20, 1988 initial.
c
/* Baud rates: T0LB1 bit is 0x07 = 9600, OxOf
0x7f = 600, Oxff = 300 */
*/







output! DDRA1, Oxff )}





output! T0LB1, Oxlf ))










output! T0LB2 ,0x0a )
output! T0HB2, 0x00)}
output! START02 ,0x0a )
}
output! BCLRC2, 0x30)}
/* Mode byte 810 *1. (basic I/O) */
/* Set port A to output. */
/* Set port B to output. */
/* Set port C to input/output. */
/* Stop the timer. */
/* Set timer mode. */
/* Set low byte for timer. (Baud rate)*/
/* Set high byte for timer. */
/* Start timer. */
/* Mode byte for 810 32. */
/* Set port A to input. */
/* Set port B to input. */
/* Set port C to input/output. */
/* Stop the timer. */
/* Set timer mode. */
/* Set low byte for timer. */
/* Set high byte for timer. */
/* Start timer. */
/* Set bits in port C */
43
K. FILENAME SOLAR.C









extern void execute! void ))





void version! void )
{
portdump!
" n rBob Oxborrow's Control Program for Solar Panel Research, nr" ))
portdump! "Version 1.00 May 9, 1988nrnr"))
}
/* This routine lets the user produce memory dumps for any section of memory.*/
void memory_dump( void)
<
unsigned int address) /* Will hold the starting address of the dump.*/
unsigned int length) /* Will hold the number of bytes to dump.*/
while (TRUE) {
portdump! "Please specify address: "))
address = gethexint! )>
portdump! " n rPlease specify number of bytes to dump (0 to quit): "))
length = gethexint! ))
if! length == 0)
break)








portdump! "n rSolar panel evaluation control program, n rn r" ))
portdump! "A Real time clock functions, n r" ))
portdump! "B Memory dump, nr"))
portdump! "C Execution.'n r" )>
portdump! "D Data Memory, nr"))
data = termin! ))
echo! data ))
44
portdumpl " n r" )>
switch (data) {




case 'b' : case 'B' :



































unsigned int atohexintl char asciiM))
int atoi(char *s))
char *bcd_asc(char bed))
int bcd_int( char bed))
char *ctoh(char byte ) >
char int_bcd( int decimal))
char *itoa( int n, char si]))
char tolowertchar c)>
char *uitoh( unsigned int word))
/* This routine converts a two-byte ASCII string representing a valid
hexadecimal byte into a single hexadecimal byte. */
char atohlchar *ascii) /*A string representing a hexadecimal byte. */
{
int i)
char result) /* The hexadecimal byte after conversion. */
result = Oj
for (i=0)i < HSTRLEN S£ asciili] != NULL)++i) {
result *= 16)
if ( '0' <= asciili] && '9' >= asciili])
result += asciili] - '0')
else if ('a' <= asciili] &S 'f >= asciili])
result += 10 + asciili] - 'a')
3
return! result ))
/* This routine converts a foui—byte ASCII string representing a valid
hexadecimal word into a single unsigned integer. */
unsigned int atohexintl char asciiM)
{
int i)
unsigned int result) /* The hexadecimal word after conversion. */
result =0)
for (i=0)i < HEXINTSTRLEN 88 asciili] != NULL)++i) <.
result *= 16)
if ( '0' <= asciili] 88 '9* >= asciili])
result = asciili] - '0')
else if ('a' <= asciili] 88 'f >= asciili!)





int atoilchar *s ) /* convert string to integer */
i




case ' - ' : sign = -1\
case '': ++si
)
while <*s >= '0' &$. *s < = '9') n = 10 * n + *s + + - '0'*
return! sign * n)>
/* Convert a byte of binary coded decimal data to character string format. */
/* No check is made to ensure that input data really IS in BCD format. */




bedint = OxOOff & ((int) bed)) /* Convert to integer. */
/* If the tens digit is a zero, put a blank in its placet
otherwise, put an ASCII digit there. */
asciiLO] = ( Oxf & bedint) ?
(0x30 (bedint » <+ ) ) : ' ' \
asciitl] = 0x30 ((bedint & OxOf ) H /* Get the units digit. */
ascii[2] = NULL* /* Terminate the string with
a null. */
return! ascii ) i
/* Convert a byte of binary coded decimal data to integer format. */
/* No check is made to ensure input data really IS in BCD format. */
/^Tested March 16, 1987 */
int bcd_int(char bed) /* The BCD character to be converted. */
{
int bedint, result i
/* Take the units by masking off the tens. */
/* Then throw away the units and keep
the tens.*/
bedint = OxOOff & lint) bed*
result = OxOOOf £ bedint)
/^Multiply the tens by 10, and add to result.*/









static char asciit HSTRLEN] )
int byteint, nibble, base)
byteint = OxOOff S ((int) byte)) /* Convert to integer. */
nibble = byteint » 4) /* Get the tens digit. */
/* Find out whether the nibble is in the range [0-9], in which
case its ASCII representation starts at 0x30 (48 decimal), or
[10-15], in which case the ASCII representation starts at
A = 0x41 (65 decimal). In the latter case, add the value of the
nibble to 65-10 = 55. */
base = (nibble >= 10) ? 55 : 48)
asciit 0] = base + nibble)
nibble = byteint & 0x0f) /* Get the units digit. */
base = (nibble >= 10 ) ? 55 : 48)
asciitl] = base + nibble)




/* This routine converts an integer to a binary coded decimal character.
Since 99 is the largest legitimate BCD number, the argument "decimal"
is taken modulo 100. */




/* Make sure decimal is a positive number. */
decimal = (decimal < 0) ? -decimal : decimal)
decimal '/.= 100, /* If decimal is too big, take
it modulo 100. */
result = (decimal / 10) << 4) /* Get the tens and shift them into the
high order half of the byte. */
result += decimal '/. 10) /* Add in the units. */
returnl ( char ) result))
/* itoa - convert n to characters in s. */
char *itoa( int n, char stl)
i
static int c, k)
static char *p> *q)
if ( (k = n) < 0)
k = -k)
q = p = S)
do {
*p++ = k y. io + 'O'j
} while (k /= 10))
if (n < ) *p++ = '-' )
*p = 0)
48
while (q < —p ) {
c = *q> *q+ + = *pj *p = cj )
return ( s )
)
/***************************************************************************/
/* tolower - if the input is in [A..Z], convert to lower case */
char tolowerlchar c)
i
if ( 'A' <= c && c <= 'Z'
)
return (c + 0x20 )j
return cj
/***************************************************************************/
/* Convert an unsigned integer to hexadecimal ASCII string format. */
char *uitoh( unsigned int word)
i




for ( i=0ii < HEXINTSTRLEN)++i) <.
/* Get the current nibble, in order from most to least significant. */
nibble = OxOOOf & (word >> (<+ * (3 - i)))>
/* If nibble >= 10, convert it to a letter from 'A' to 'F'.
If nibble < 10, convert it to a letter from '0' to '9'. */









8 include "global. h"
# include "newio.h"
char checkprtl void) ;
void dump! unsigned int address > unsigned int length))
void echo! char data))
char gethexl void ) )
unsigned int gethexint( void))
int getint(void))
void portdump( char *string))




/* This routine checks to see if there is a printer connected to the
controller. It returns TRUE if there is one, FALSE otherwise. */
char checkprtl void)
<.
/* If the TERMON bit of the REA0C1 port is 0, then a terminal
is connected. In this case return TRUE) FALSE otherwise. */
/* This is temporary until we get the terminal recognition hardware working. */





/* This routine produces a hexadecimal dump of any section of memory. */
void dump! unsigned int address > unsigned int length)
{
unsigned int i) /* Points to the current byte being dumped. */
char ascii[DUMPWIDTH+l]> /* Contains the ASCII equivalent of each byte. */
ascii [DUMPWIDTH] = NULL) /* Make sure ascii has a null delimiter
to look like a C string. */
/* Convert length to a multiple of DUMPWIDTH. */
length = ((length DUMPWIDTH-1 )/DUMPWIDTH ) * DUMPWIDTH)
for ( i=0)i<length)i++ ) {
if (0 = = i/<DUMPWIDTH ) i /* Dump the ascii version and start a
new line every DUMPHIDTH char;
if ( i > 0) {
portdumpl ascii ))
portdumpt " n r" ))
)
portdumpl uitohl address + i ) )) /* Also, dump the current address. */
portdumpl": "))
)
/* Put extra spaces in the middle of each line. */
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if <0==iX(DUMPWIDTH/2) SS != iXDUMPWIDTH ) {
portdumpl " " )
*
)
portdumpl ctohl *< char *) ( address* i ) ) ) * /* Dump each byte individually. */
portdumpl" ")*
/* Insert the current character in the string "ascii".*/
/* If it's not printable, replace it. */
asciili/DUMPWIDTHl = *(char *) (address+i)$




/* Make sure ascii is printed again at the end of the last line. */
if (i > 0) i
portdumpl ascii )*
portdumpl " n r" )*
)
/* Echo a character to the terminal. */





buf [01 = data*
buftll = NULL* /* Buf [ ] ends in a null because it's a C string. */
portdumpl buf )* /* Use portdumpl ) to output the string. */




char string! HSTRLEN +11}
stringlHSTRLENl = NULL*
for <i=0*i < HSTRLEN*++i) {
stringtil = tolowerl termini ))*
echo! string! i ] )
j
if (stringtil >= 'a' SS stringtil <= 'f')
continue}
if (stringtil >= '0' SS stringtil <= '9')
continue*
string! i 1 = NULL*
break*
)
return! atohl string) )*
/* This routine gets a hexadecimal word I two bytes) from the terminal.*/
51




char string! HEXINTSTRLEN+1 1
}
string! HEXINTSTRLENl = NULL*
for <i=0*i < HEXINTSTRLEN*++i) i
stringtil = tolower! termin! ) )>
echo( string! i ] )*
if (stringtil >= 'a' && stringli] <= 'f)
continue
j





return! atohexint! string) )>
/**h*******#*****#**#********************#**#**#****#***#********#*#*****x*#/






for < i=0*i < STRLENs++i) <
stringtil = termini) i
echo) string! i 1
)
l
if (stringli! < '0' stringtil > '9') {




return! atoi( string ) )
>
/* This routine sends character strings to the PRTDATA port. */






/* The terminal is ready when status bit is a one. */





while (TRUE ) {
/* Bit 1 will be 1 when data is present. Wait for data. */
if ( input! PRTCTRL) & PRTRDY )
break J
)
return! input! PRTDATA) )} /* Data is present, so read it. */
void testinput! void)
(.
int port \ /* Port number to be entered from the keyboard.*/
char data} /* Data to be read from that port. */
portdump! "Specify port address to be read (in hexadecimal): ")>
port = gethexl )} /* Get the port address. */
portdumpl " n r" )\
data = input! port )\ /* Read from the port. */
portdump! "Data from port I in hexadecimal): ")}
portdump! ctoh! data ) )
}
portdump! " n r" ) i




int port} /* The port address. */
char data} /* The data to be sent to the port. */
portdump! "Specify port address to be written to (in hexadecimal): ")}
port = gethex! )} /* Get the port address. */
portdump! " n r" )
}
portdump! "Specify the data to be sent to the port (in hexadecimal): ")}






February 19, 1988 newio.
s
export input , output
region code









) There are no local variables.
jPut port address in register c.
jGet the data from the port.
i Res tore ix to the value it had before this
j function was called.









j There are no local variables.
jPut port address in register c.
>Put data in register a.
}Hrite the data to the port.
}Restore ix to the value it had before this





February 19, 1988 start.
s
This startup code initializes interrupt vectors and runs START at
reset
to initialize RAM and call the user function main! ).
The companion link specification file is "spec" which defines
many of the imported symbols. Also see file "mbrk.asm" for the










2 j (char *) to available memory
j***********************************************************************
> Reset code must be linked to address 0.
j***********************************************************************
region reset
Id sp, 10 STACKTOP ) initial stack pointer (0x10000 as 0)
















































* This code can be anywhere* the reset code jumps to it.
I***************************************************************
region code
START Id ix,0 * end of stack frame chain
Id hl>MRAM * initialize memory allocator
Id <MBRKPTR),hl
* Zero out uninitialized RAM.
* It is assumed here that ZRAMSZ > 1 but this is guaranteed
* as long as MBRKPTR (above) is defined in region ram.
I***********************************************************
s zero ZRAMSZ bytes here
5 zero first byte




















* Invoke mainl ) with no arguments.
************************************************************
call main * any return value is "int" in de
halt j halt if main returns
***********************************************************************
To vector an interrupt to a C function, you must go though
a register save routine like the one shown here.
If the "-r exx" option is being given to the command line,
then registers be' de' and hi' need not be saved and restored
since the compiler will make no use of them. The compiler






























\ call some C function
1 restore registers
i return from interrupt
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P. FILENAME GLOBAL.C
/* April 19, 1988 global. c */
^include "solareva.h"
char prtconnectedj /* TRUE is there is a terminal attached,
FALSE, otherwise. */
struct datetime clock} /* The most recently read time will be stored
here . */
struct idatetime waketimej /* The most recently read integer version of
time will be stored here. */
58
Q. FILENAME CLOCK.C









void clockint! struct datetime *clock,struct idatetime *iclock)>
void clockreadl struct datetime *your_clock ) •>
char clockcompare! struct idatetime *clockl , struct idatetime *clock2)>
void clocksetl struct datetime *clock)>
void clocksum! struct idatetime *result , struct idatetime *clockl>
struct idatetime *clock2 ) \
void dump_clock( struct datetime *clock)>
void rtc(void)*
void show_waketime( struct idatetime *waketime)j
void testtimeout! void)
5
char timeoutl int delaytime,int measure))
/a**************************************************************************/
/* Convert a datetime structure to an idatetime equivalent. This allows
arithmetic to be performed on dates and times. */
void clockint! struct datetime *clock> struct idatetime *iclock)
i
iclock->imonth = bcd_int( clock->month ) >
iclock->idate = bcd_int( clock->date ) \
iclock->ihour = bcd_int( clock->hour )>
iclock->iminute = bcd_int( clock->minute ) i
iclock->isecond = bcd_int( clock->second)
>
/to**************************************************************************/
/* This routine fills a clock structure with the current date and time. */





your_clock->second = input! SECONDS )>
your_clock->minute = input! MINUTES)
}
your_clock->hour = input! HOURS )
>
your_clock->date = inputlDATEU
your_clock->month = input! MONTH )>
3 while (your_clock->second »= input! SECONDS ) S.& + + i <= 10 * TRIES))
/*******#*****#*###*********************************************************/
/* Compare two clock times. Return TRUE if the first is later than the second,
59
FALSE otherwise. */




difference = clockl->imonth - clock2->imonth}
/* This logic allows you to decide January comes after December. */
if ((difference + 12 ) V. 12 < 6
SS difference != 0) return! TRUE )
}
if (difference != 0) return! FALSE ) }
if (clockl->idate < clock2->idate ) return! FALSE )
}
if (clockl->ihour < clock2->ihour ) return! FALSE )}
if !clockl->iminute < clock2->iminute) return! FALSE )
}
if (clockl->isecond < clock2->isecond ) return! FALSE ) }
return! TRUE)
}
/* This routine sets the real time clock. */
void clockset! struct datetime *clock )
{
int month> date> hour, minute, second, maxdate}
char outstrlSTRLEN]}
while (TRUE ) {
portdumpl "Month? (1-12) ")}
month = getintl )}
if (month >= 1 SS month <= 12)
break}
portdumpl "Invalid month. Re-enter it.\n\r")»
}
portdumptcr )
maxdate = (month == < month == 6 month == 9 month == 11) ?
30 : 31}
maxdate = (month == 2 ) ? 28 : maxdate}
while (TRUE ) {
portdumpl "Day? (1-")}






date = getint! )>
if (date >= 1 SS date <= maxdate)
break}




portdumpl "Hour? (0-23) " )
}
hour = getintl )
if (hour >= SS hour <= 23)
break}





portdumpl "Minute? (0-59) "))
minute = getintl ))
if (minute >= SS minute <= 59)
break*





portdumpl "Second? (0-59) "))
second = getintl ))
if (second >= && minute <= 59)
break
)




clock->month = int_bcd( month ) )
clock->date = int_bcd( date )
|
clock->hour = int_bcd( hour ))
clock->minute = int_bcd( minute )
)
clock->second = int_bcd< second ) )
output! MONTH ,clock->month )
)
outputl DATE ,clock->date )
)
output! HOURS, clock->hour ))
output! MINUTES,clock->minute )
)
output! SECONDS ,clock->second )
/* Find the sum of two calendar periods. */
void clocksum! struct idatetime *result , struct idatetime *clockl,
struct idatetime *clock2 )
{
int maxdate) /* The last valid date in the month. */
result->isecond = clockl->isecond + clock2->isecond)
result->iminute = result->isecond / 60)
result->isecond '/.= 60 )
result->iminute = clockl->iminute + clock2->iminute)
result->ihour = result->iminute / 60)
result->iminute 'A- 60)
result->ihour += clockl->ihour + clock2->ihour
)
result->idate = result->ihour / 24)
result->ihour '/.- 24)
result->idate += clockl->idate clock2->idate)
result->imonth = 1 I clockl->imonth + clock2->imonth - 1) '/. 12}
maxdate = ( I result->imonth == 4) I result->imonth == 6)
I result->imonth == 9) ( result->imonth == 11 ) ) ? 30 : 31)
/* The real time clock makes no provision for leap year, so leap years
are ignored in this program (sigh!) */
maxdate = I result->imonth == 2) ? 28 : maxdate)
result->imonth += I result->idate - 1) / maxdate)
result->idate = 1+ I result->idate - 1) '/. maxdate)
result->imonth = 1 I result->imonth - 1) A 12)
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/* Print a clock structure or dump it to the output port. */
void dump_clock( struct datetime *clock)
i
if (prtconnected ) {
portdump! "Month == "))
portdumpt bcd_asc( clock->month )
)
\
portdumpt" Date == "))
portdumpt bcd_asc( clock- >date) )
>
portdumpl" Hour == "))
portdumpl bcd_asc( clock->hour )
)
i
portdumpt" Minute == "))
portdumpl bcd_asc( clock->minute ) )
)
portdumpt" Second == "))
portdumpt bcd_asc( clock->second ) )
portdumpt ". n r" ))






portdumpt ",n rReal time clock functions, \n\r\n\r" )
)
portdumpt "A Read clock, nr"))
portdumpt "B Set clock, n r" )
}
portdumpt "C Test timeoutt ) function. ,nr" )
)
portdumpt "Z Return to main menu, n r" )
)
data = termint ))
echo(data ))
portdumpt " n r" ) \
switch (data) {









case 'b': case 'B':
clocksett Sclock ) >
break)




case ' z': case ' Z":
return)
default:




/* This routine displays the wake-up time. */
void show_waketime( struct idatetime *waketime)
{
char slSTRLENb /* String for itoal ) routine. */
portdumpl "Hake-up time is: n rMonth = "))
portdumpl itoal waketime->imonth,s t )
)
portdumpl" Date = " ))
portdumpl itoal waketime- >idate>s ) )
)
portdumpl" Hour = "))
portdumpl itoal waketime->ihour,s ) ))
portdumpl" Minute = "))
portdumpl itoal waketime->iminute>s ) )
)
portdumpl" Second = "))
portdumpl itoal waketime- >isecond>s ) ))
portdumpl ",n r" )j




char data, /* A character entered from the keyboard. */
unitsj /* The units of delay. */
int delay) /* The number of units of delay. */
while (TRUE ) <.
portdumpl "Test of timeout!) function, nrn r" H
portdumpl "Specify time units for delay: nrnr")>
portdumpl "A Hours nr")>
portdumpl "B Minutes nr")}
portdumpl "C Seconds n r" ) >
portdumpl "Z Return to previous menu, n r" )
)
data = termini )j
echo! data ) i
switch (data) -C




case ' b' : case 'B'
units = MINUTES)
break)
case 'c' : case 'C :
units = SECONDS)
break)




portdumpl "Use a valid letter please, nr"))
break)
)
portdumpl " n rHow many units of delay do you want?nr"))
delay = getintl ))
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"timeout I delay ,units ) )
whilel • timeout! NULL, NULL ) ))





/atMa<yMyyM'MM MMWWW W WWWW W M *^ WWWMWWW " ww' wwwwwwww " wwww 'wwwwww *-f " w " www' w "'-'"" w '-
/* This routine is used to initiate a timeout sequence, and to test for
completion. To set the desired delay time> the parameter "delay"
should be non-zero. To test for completion, "delay" should be zero (NULL).
Hhen setting the delay time, the function always returns TRUE. When
testing for completion, it returns TRUE if the time has elapsed, FALSE
otherwise. */
char timeout! int delaytime,int measure)
/* "delaytime" is the length of the timeout. */
/* "measure" is the unit of measure of time. This can be
MONTH, DATE, HOURS, MINUTES, or SECONDS. */
i
static struct datetime timenow)
static struct idatetime itimenow, waittime>
clockreadl Stimenow))
clock int I & timenow, Si timenow )>
if I delaytime == NULL) < /* If delaytime == NULL, then check to
see if timeout period is over. */
return! clockcompare! Sitimenow,Swaketime ) ))
) else i /* Otherwise, set the wakeup time. */
wait time. imonth = wait time. idate = wait time. ihour
= waittime. iminute = waittime . isecond = 0*
switch! measure ) {
case MONTH:





waittime. idate = delaytime)
break)
case HOURS:
waittime. ihour = delaytime)
break)
case MINUTES:
waittime. iminute = delaytime)
break)
case SECONDS:












} Delay for n -thousands of a second.
> void delay l n
l


























t= 6T. Count down to zero in L00P2.
t= 4T.
t= 4T.
t=10T. Inner loop t=24T.
t= 6T. Repeat L00P1 until time is up.
t= <*T.
t= 4T.
t=10T. Outer loop t = ( 3<+ + 24*L00PC0UNT )T
.
t=14T. Restore ix to its initial value.
t=10T.
; Total Delay =< 106+< 34+24*LOOPCOUNT )*n )T.
Solve n ms = ( 106 + ( 34+2<+*L00PC0UNT )*n )T with T = 1/f = 400 ns to
get n = L00PC0UNT. f = 2.5 MHz. For n=100, L00PC0UNT = 100, leading
to a delay of 97.4 ms for an error of 2.6X. For n=l,
this leads to a delay of 1.016 ms instead of the 1 ms required, for
and error of 1.6X.
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S. FILENAME SYMBOLS
RAMDATA ( specf ile
)
ENDROM ( specf ile
I RAM ( specf ile)
IRAMSZ ( specf ile
ENDDATA ( specf ile)
ZRAM ( specf ile
ZRAMSZ ( specf ile
MRAM ( specf ile)
MRAMSZ (specf ile)































































































































void version! )) 93h
void memory_dump( )} a<th
void testtimeout! )) ce7h
void show_waketime( )) bflh
unsigned char *itoa< ))ldf2h
unsigned char atoh( ))1965h
unsigned char *ctoh( ))lcbch
int atoi( )) lb<+ah
int _stod( )) 3655h
int printf ( )) 360fh
unsigned char *uitoh( ))led6h
void dump I )) ed5h
unsigned int atohexint! ) )la<+eh
int i) a035h
struct waketime) b064h
unsigned char clockcompare! ))315h
void clocksum! )) 735h
void clockint! )> ladh
void clockset! )) <+2fh
struct *c_bits) a044h
_vsgn 7a28h
unsigned char timeout! )>dfch
void dump_clock( )) a77h
_ultos 36f7h
int output! )) 1952h
float currentout j a03eh
void clockread! )) 264h
struct clock) b05dh
void rtc! )) b3dh
void echo! )) 1082h
void inithardware!)) 1434h
int _muld( )) 47e3h
unsigned char currentdata )a038h
unsigned char oldcurrent) a0<+3h
unsigned char voltdata) a037h
void portdump! )) 131eh
unsigned char input! ))19<»2h









































































































































































unsigned char menu! )> f4h
_mulww 993h
int _dtos( l> 369ch
unsigned char oldvolt >a042h
unsigned char cnvgncdone ja039h
unsigned int gethexint! )jll87h
void testinput! )^ 138fh
void delay! )i lf6fh
_modsww <+a7ch
struct experiment_data<100hK8h|
void execute! H 152ch
unsigned char *bcd_asc( MlbeOh
int bcd_int( )> lc49h
unsigned char prtconnected vb05ch
unsigned char int_bcd( )>ld6<+h
unsigned char termin! );1373h
int getint! )j 126ch
void testoutput! )*13e9h
unsigned char gethex! )jl0a4h




unsigned char tolower! r» leaah
float voltout* a03ah
int row; a033h
int _subd( )) 4509h
int _stol( ) * 3ee5h
int _round> a004h
int _tstd( )i SfeOh











unsigned char *strchr( )>5507h
int _stosgl( »J 7329h
int _shrull( )\ 57eah
int _shlull( ); 59eah
int _sgltos( )j 750fh
int _addd( )} <4l06h
unsigned char *_ultoa( )>56e3h
int _ltod( )j 3c9dh
int _ltos( )\ 3e<+5h
int _addul( )•> 64d5h
int _dblprec* a006h
int _uprint( }j 2048h
int _cmpd( )> <+5<+bh
_cmpl 6b35h
int _negd( )v 4095h
_negl 7allh
int _addull( )) 5belh
int _mulul( )j 65cfh
_mulll 796dh


























































_dtol code reloc int _dtol( )\ 3d<tah 24h
uctype const reloc unsigned const <;har uctype<81h| }7b54h Oh
_nortnd code reloc int _normd( ) i <+aa<+h eh
_nrmul code reloc int _nrmul( I
>
6568h 41h
_norms code reloc int _norms( )\ 5181h eh
_ecvt code reloc unsigned char * _ecvt( )>3bech 2bh
_tnulull code reloc int _mulull( )> 5elch 5ah
_modsll code reloc _modsll 78e2h 29h
_modull code reloc _modull 7882h ch
_mulwul code reloc _mulwul 79a4h 13h
_mulwsl code reloc _mulwsl 79clh lbh
_moduww code reloc _moduww 4a61h ch
_dtosl code reloc _dtosl 3c66h 2<ih
_dtoul code reloc _dtoul 3c82h 25h
_divul code reloc int _divul( )j 6a21h 5dh
fputc code reloc int fputcl )j 7a38h lOh
_fcvt code reloc unsigned char * .fcvtl H3c29h 35h
_nrmull code reloc int _nrmull( )> 5d^8h 49h
_zerod code reloc int _zerod( )l 405ch lfh
_dbltoa code reloc unsigned char * _dbltoa( )v3718h 16h
_dbltod code reloc int _dbltod( )» 6elch 22h
_dtodbl code reloc int _dtodbl( )j 6b52h dh
_divull code reloc int _divull( )\ 6053h 71h
_divlls code reloc _divlls 77f8h 2ch
_divwwu code reloc _divwwu lf8fh ch
_divllu code reloc _divllu 7795h ch
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APPENDIX C. SOLAR CELL ARRAY TEST CIRCUIT CODE
A. FILENAME CELLTEST.C
/* May 28, 1988 Celltest.c








/* number of test cell */
/* stop */
/* high assertion for two bits (convergence) */









void execute! void )
i
void retrieve! void )
j
struct P0RT1_B <
unsigned int un: 3j
unsigned int strtcn: 2\
unsigned int celladd: 3i
/*PortB-l Bit field */
/*unused bit*/
/*a/d start conversion signal*/
/*solar cell number*/
> command = { , , ) \ /* initialize PortB 1 */
struct C_PORT i
unsigned int hi: 5*
unsigned int bits: Z\
unsigned int lo: lj
) *c_bits*
/*Bit field for Port C-2 input */
/*unused high bits*/





) experiment_data[256l [8 b
















command . ce 1 ladd=ce 1 lnum \
outpu t < PORT1_CT R L > command ) }




output! P0RT1_CTRL, command ) }












/*pulse for both ADC's*/
/*do it*/
/*1 ms delay for settling*/
/*EOC check loop*/
cnvgncdone = input! P0RTC2 ) }





/*looking for EOC bits*/
/*bits CI and C2 must be high*/
/*When EOC bits high, cont.*/
voltdata = input! P0RT2_ADV )
}


























/* Data Storage */
experiment_data[ row H cellnum l.voltagept = voltdata}
/*stores voltage data*/
experiment_datat row H eel lnum ] .currentpt = currentdata}
/*s tores current data*/
row+*} /*increment array row*/
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))
voltage=Oj /*turn off bias*/
output! PORT 1_DA, voltage )| /*do it*/
}
/***************************************************-**************************/
/* routine to retreive data from RAM */
void retrieve! void)
i
printf! "Specify cell number i 0-7. ")» /*Nhich cell data?*/
cell = getint! )\ /*get cell number from terminal*/
printf!" n,r")>
printf < "/d,Xd,nr",2,2)j /*disc file output header*/
for (i=0j i<256 && t ( experiment_data[ i ][cell ] .voltagept != 0)
I experiment_datat i Hcell ] .currentpt != 0))> ++i K
/*loop prevents collecting data past end of file*/
voltout = ( float )experiment_data[ i Hcell I. voltagept * .00<+l*
/*floating decimal at .0041 mv per step*/
currentout = ( float )experiment_data[ i Hcell ]. currentpt * .00117}
/*floating decimal at .0117 mv per step and*/




printf ( "Xf ,", currentout) i /*output current*/
printfC'Zf n r", 0.0)j /*disk file trailer*/
)
printf ( "Y.d,Y.d,y.d" , 30,30,30); /*disk file end parameters*/
}
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.496100 ,0 . 054990 ,0 . 000000
0.492000,0.056160,0.000000
0.492000,0.057230,0.000000





. 483800 ,0 . 064350 , . 000000




. 475600 ,0 . 070200 , . 000000
.475600 ,0 . 071370 ,0 . 000000
.471500 ,0 . 072540 ,0 . 000000
. 471500 ,0 . 073710 ,0 . 000000
0.467400 ,0 . 074880 ,0 . 000000






. 455100 ,0 . 084240 ,0 . 000000
. 451000 , . 085410 ,0 . 000000















.414100 ,0 . 107640 ,0 . 000000
0.405900,0.108810,0.000000
0.397700,0.112320,0.000000
. 385400 , . 115830 , . 000000
0.377200,0.119340,0.000000
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